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Switch cells consist of an array of power switches and passive components which can replace the
main switches alone in many power topologies, allowing reduced switching loss without altering
the power topology directly. This thesis discusses the development of a switch cell topology that
utilizes a saturable resonant inductor to reduce the size and power loss of the cell. Additionally,
the cell transfers energy stored in the inductor into a capacitor for efficient energy storage during
the cell’s conduction region. This energy is then transferred back to the system when the cell turns
off, thus reducing the total switching energy.
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CHAPTER 1
INTRODUCTION
Generally, higher switching frequencies lead to miniaturization of power systems and allow
higher control bandwidths. However, higher switching frequency typically generates higher losses
and higher temperature rises in components. Soft switching is one means of extending the switch-
ing frequency and/or increasing efficiency of a power system [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13].
However, soft switching topologies increase complexity and cost of a system.
Figure 1.1 shows a comparison of the resulting weight (red) and efficiency (blue) of a 1.3 kW dc-
dc converter operating under hard switching (top) and soft switching (bottom). This analysis was
performed in the first phase of the program funding this research. The minimum targeted efficiency
for this system was 96 % (lower limit of efficiency axis) and the maximum targeted weight was
480 g (upper limit of the weight axis). A valid design for this system must have efficiency and
weight traces within these limits simultaneously at a given switching frequency. Notice in the hard
switching case that the efficiency decreases very rapidly with increasing switching frequency. This
design space leaves very little room for error and results in non-optimal converter weight. In the
soft switching case, the efficiency decreases at a much slower rate, allowing a large range of valid
design points. The targeted power converter will also get a boost in power density (not shown) if
it is allowed to have a control bandwidth >40 kHz. To achieve a bandwidth of this magnitude, the
switching frequency must be at least 200 kHz. The hard switching design is not able to achieve 200
kHz while staying within the efficiency target. However, the soft switching design achieves this
easily within a reasonable margin of the targeted efficiency. Furthermore, this switching frequency
is at the knee of the weight curve, where further increases in frequency produce diminishing returns
in weight loss.
Figure 1.2 compares hard switching (a) to zero-voltage switching (ZVS) soft switching (b) and
zero-current switching (ZCS) soft switching (c) [7]. In the hard switching case, the switch volt-
age and current completely overlap. Assuming linear transitions on both voltage and current, the
power waveform will be triangular in the transient region. Since this power is dissipated at every
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Figure 1.1: Weight and efficiency comparison of a 1.3 kW dc-dc converter under hard switching
(top) and soft switching (bottom).
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transition, the average switching loss is proportional to the switching frequency. Soft switching
techniques seek to reduce this power loss by reducing the amount of overlap between the voltage
and current waveforms. “True” soft switching is characterized by zero overlap, resulting in zero
switching loss in that transition. “Pseudo” soft switching occurs when the overlap is reduced (i.e.,
non-zero) resulting in a reduction in switching loss. The switch cell presented in this thesis utilizes
a combination of pseudo and true ZVS and ZCS effects to reduce switching loss in the main and
auxiliary switch positions.
True soft switching is typically achieved by the action of external circuitry, such as auxiliary
switches, passive resonance, or inherent characteristics of a particular power topology [1, 4, 6, 13,
5]. For example, a synchronous rectifier in a buck converter will turn on under true ZVS because
the output inductor forces the switch’s drain low once the main switch is turned off. A series
resonant full-bridge converter utilizes resonance between the transformer’s leakage inductance and
a series capacitor to achieve true ZCS at turn off.
Pseudo soft switching can be achieved by use of “lossless” snubbers. Figure 1.3 shows an
example of a lossless turn off snubber (left) and a lossless turn on snubber (right). The turn off
snubber works by redirecting the switch current into the paralleled capacitor. If the capacitance is
large enough, the drain voltage will increase little before the switch completely turns off, achieving
pseudo ZVS. This snubber will increase turn on losses if the switch’s drain voltage is not decreased
by some external means. If voltage is present, the energy stored in the capacitor will be dissipated
in the switch.
The turn on snubber works by limiting the rise time of current through the switch with an in-
ductor. If the inductance is large enough, the drain current will increase little before the switch
completely turns on, achieving pseudo ZCS. The turn on snubber will increase turn off loss unless
the drain current is reduced to zero by external means. If current is present, the energy stored in the
inductor will cause a voltage spike on the switch as it turns off, increasing the amount of switching
loss. As the capacitance and inductance of the turn off and turn on snubbers increases, respectively,
the switching loss of their snubbed transition will approach true soft switching performance. How-
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Figure 1.2: Main soft switching techniques [7].
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Figure 1.3: Examples of a turn off snubber (left) and a turn on snubber (right).
ever, the size required by the components is often prohibitive. Additionally, larger capacitance or
inductance values will increase total switching time, which may affect control systems, will further
limit maximum switching frequency, and may distort the output power waveform.
The use of nonlinear passives in the snubbers presented above offer size and power loss re-
ductions over their linear counterparts [14, 15, 16, 17, 18, 19]. For the turn off snubber, high
capacitance is only needed for the amount of time it takes to turn off the switch. When the cur-
rent through the switch reaches zero, the capacitance can be allowed to decrease. In the turn on
snubber, high inductance is only needed for the amount of time it takes the drain voltage of the
switch to reach zero. In both of these cases, a drop in capacitance or inductance will decrease total
switching time, thus reducing or eliminating the control system and switching frequency limita-
tions discussed above. The size of these components is greatly reduced because they only store
energy within a small operating area. Outside of this area energy storage is minimized. Since the
total energy stored within the passives is reduced, the complementary switching transient (e.g., the
turn on transient of a turn off snubber) power loss will also be reduced.
Saturable inductors impose an additional requirement on the power topology because their flux
must be reset before each switching transient. Say for instance the inductor starts at zero flux
density and zero magnetization. When voltage is applied to its terminals, the inductor current
(and thus magnetization) increases slowly because it is passing through its linear, high-inductance
region. If this voltage is applied long enough, its flux density will saturate and its current will
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greatly increase due to a sudden decrease in its inductance. When the magnetization is removed
(i.e., current reduced to zero) the flux density will relax back to its remnance point, which is
sometimes (depending on the material) near its saturation point. If the core remains at its remnance
point until the next transition, the inductor will almost instantly saturate. This would eliminate the
pseudo ZCS effect desirable in turn on snubbers.
Soft-switched cells are an attractive means of reducing switching loss in power converters since
the energy recovery method only needs to be developed once and the cell can then be reused on
many types of power topologies. Some cell topologies can even absorb energy from the power
topology’s circuit elements (such as the winding capacitance of a power transformer). In these
cases, the cell may require slight tuning for each topology to achieve optimal energy recovery.
Quasi-resonant switch cells offer simple circuit topologies and control; however, they exhibit
high nonlinearity, their characteristics vary widely with changing loads, and they cannot be used
with pulse width modulation (PWM) [8, 20]. Snubbers can also decrease switching loss by reduc-
ing the amount of overlap between the power switch voltage and current [2, 3, 18, 17, 16, 15, 21,
22, 13, 23]. Snubbers are less efficient than quasi resonant cells because they only achieve pseudo
soft switching [7]. Many cell topologies, such as [11, 12], allow inductive energy to circulate
within the cell which dissipates the stored energy in the semiconductor devices over time. Most
of the aforementioned topologies could not be implemented with saturable inductors because they
are not able to reverse the inductor’s flux before the next transition. The topology presented in this
thesis aims to mitigate some of these issues.
Chapter 2 of this thesis details analysis of the switch cell’s power topology. Chapter 3 presents
the semiconductor selection criteria and packaging approach. Chapter 4 steps through the design
process and testing results of the saturable resonant inductor. Chapter 5 details the gate driver
design and testing. Testing results of the switch cell as a whole are presented in Chapter 6, and the
thesis concludes with Chapter 7.
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CHAPTER 2
NONLINEAR RESONANT SWITCH CELL TOPOLOGY
The switch cell topology was developed with several goals in mind. First, the cell should be
able to operate under PWM control so the switch cell can be applied to many existing power
topologies and controllers. PWM-capable switch positions are also capable of many other control
methods that may be required by specific power topologies, including frequency, constant on-time,
and constant off-time control. The switch cell should not impose additional restrictions on the
controller, such as generating additional control signals for auxiliary switches.
Second, the switch cell should allow each switch to operate under true or pseudo soft switching
at both turn on and turn off. Hard switching of just one device could increase the overall switch
cell losses over the losses of a single, standard switch position.
Third, if a resonant inductor is used, the switch cell should transfer the inductive energy into a
capacitor or auxiliary sink as quickly as possible for more efficient energy storage. Current cir-
culating throughout the inductor will add resistive losses from the inductor’s winding resistance,
switch on-resistances, and diode forward voltage drops. Additionally, if capacitive energy is trans-
ferred into the inductor during transients, this energy will be dissipated quickly (100’s ns) in the
aforementioned resistances; thus, if this capacitive energy is to be recovered it must be removed
from the inductor as quickly as possible.
Fourth, applications of nonlinear passives are to be investigated in order to reduce the overall
size, power loss, and duty cycle limitations of the switch cell (see Chapter 1). This thesis focuses
on the design of saturable inductors for use in the switch cell; thus, the cell must be capable of
resetting the inductor’s flux. Nonlinear capacitors can also increase performance of the switch
cell; however, this subject is not covered in detail within this thesis.
Figure 2.1 shows the schematic diagram of the nonlinear switch cell. The cell can replace
main switch positions in many topologies of switching power converters with little modification to
the power topology or controller. The “Energy Recovery” block in this diagram represents some
energy sink within the power system. The cell redirects a portion of the switching energy into
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Figure 2.1: Schematic of the nonlinear resonant switch cell.
this sink during both turn on and turn off. This could include the input power bus, the converter’s
output, or an auxiliary power supply for the power system’s controller and/or gate drivers.
The key feature of this switch cell topology is the use of a nonlinear (saturable) resonant inductor,
Lr. In its linear region, Lr will have a very high inductance which can virtually eliminate current
rise in power switches during turn on. When Lr saturates, its inductance becomes very low, causing
the current through it to increase rapidly. If the saturation time is timed well with the transition
time of the power switch, the switch will transition under a very effective pseudo ZCS switching
event. This allows significant reduction in the inductor’s volume, weight, and power loss. Another
benefit is that the saturable inductor will fully transition much faster than a linear inductor, allowing
higher switching frequencies. The main requirement for using a saturable inductor in a switch
cell is insurance of flux resetting. When the inductor saturates in one direction, its flux density
will remain near saturation (remnance point) even under zero magnetization. Thus, at the next
switching event the inductor will not be able to pass through its linear region because it is already
virtually saturated. Most of the switch cell topologies surveyed could not reverse the flux in the
inductor, and none were able to accomplish flux reversal efficiently. Portions of the topology
presented here are designed specifically for efficient flux reversal of Lr.
The Sm power switch is optional if lower on-resistance is desired. Removal of Sm may be
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desirable to reduce complexity of the cell’s gate driver circuity. If Sm is removed, all of the drain
current flows through S1 and S3 in the on-state. It is desirable to have S1 and S3 be fast devices
to reduce the size of Lr. However, this has the effect of increasing on-resistance and, thus, power
dissipation of these components during conduction. Sm can be a much larger device with low on-
resistance. Its larger drain-source capacitance will present more stored energy; however, some of
that energy can be absorbed by the cell and redirected to the energy recovery circuit. Since this
redirection is imperfect, switching losses will continue to increase with increasing size of Sm and
the optimal sizing of Sm will eventually reach a maximum.
The nine operational modes of the switch cell are displayed in Figure 2.2 and the corresponding
key waveforms are shown in Figure 2.3. The mode diagrams are analyzed in a clamped-inductive
circuit, which is a standard means of measuring switching loss in power devices. The clamped
inductance is assumed to be large enough that the load current, Io, does not change significantly
during the switching period. Power switch capacitances are shown in the mode diagrams to clarify
transient current paths. The waveforms assume that the energy recovery voltage is half of the bus
voltage, Vo. The modes are explained as follows:
Mode 1 (t0 - t1): This Mode is the switch cell’s off-state. S1 and Sm are off and the load current
is flowing through the freewheeling diode of the clamped-inductive test setup. S2 and S3 are on to
prevent any ringing at the drain from affecting Lr.
Mode 2 (t1 - t2): This Mode initiates the switch cell’s turn on process. S3 is turned off to insert
dead time between the transition of S3 and S1 in the next Mode.
Mode 3 (t2 - t3): S1 turns on with pseudo ZCS since Lr is at 0 A and cannot change instan-
taneously. With sufficiently large inductance Lr, the contribution of switching loss due to load
current is insignificant. Energy required to transition the capacitances of S1 and S3 are the main
source of loss in this Mode. When S1 fully turns on, Vo is applied across Lr. This increases its
flux density until it reaches saturation at t2 + tsat. After saturation, Lr reduces to a very small in-
ductance, allowing a rapid increase in current through S1, Lr, and S2. The time t3 - t2 is defined by
the time required to saturate Lr and increase its current to Io.
9
Figure 2.2: Equivalent operational modes of the nonlinear resonant switch cell.
10
Figure 2.3: Timing diagram of the nonlinear resonant switch cell.
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Mode 4 (t3 - t4): When ILr reaches Io the freewheeling diode becomes reversed biased and the
drain voltage begins to fall. Energy stored in the capacitances of Sm and S2 are transferred into Lr.
When the drain voltage equals –VCr, D2 conducts and clamps the positive side of Cr to ground.
Energy stored in Cr is transferred into Lr. The transferred capacitive energy manifests itself as
increased current over Io in Lr. The time t4 - t3 is defined by the time required to reach the steady
state on the drain voltage.
Mode 5 (t4 - t5): The drain voltage fully transitions low. Sm and S3 are turned on with true
ZVS. Sm will most likely be physically located far away from the rest of the cell since it is a larger
device. The resulting parasitic inductance will cause the current to rise slowly in Sm and may span
several Modes. Thus, S3 “catches” S1 in this Mode, preventing the drain from transitioning high
in the next Mode where the main current path would otherwise be redirected away from ground.
The time t5 - t4 is defined by the time required to fully turn on S3.
Mode 6 (t5 - t6): S2 turns off under pseudo ZVS. ILr charges the capacitance of S2 and Cr
through D2. ILr decreases as the energy stored in Lr is transferred into Cr and S2. If the energy in
Lr is enough to make VCr increase to the energy recovery voltage, D1 will forward bias and any
remaining energy will be delivered to the energy recovery circuitry. The time t6 - t5 is defined by
the time required to fully deplete ILr to zero.
Mode 7 (t6 - t7): This Mode completes the switch cell’s turn on process. The voltage on S2 is
retained by S2’s capacitance. This voltage is applied across Lr, which reverses its magnetization
until it saturates in the opposite direction. This causes the voltage on S2 to fall to ground. The
energy transferred from S2’s capacitance is dissipated as conduction loss in Lr, S2, and S3 in the
next Mode. The time t7 - t6 is defined by the time required to fully transition the voltage on S2 to
zero.
Mode 8 (t7 - t8): This Mode is the switch cell’s on-state. S2 is turned on with true ZVS. S2
prevents a possible oscillation with Lr and S2’s capacitance, and preserves the polarity of flux
density in Lr. The latter is especially important since a flux reversal at this point would cause Lr to
instantly saturate at the next turn on, thus eliminating the pseudo ZCS of S1.
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Mode 9 (t8 - t9): This Mode is the switch cell’s turn off state. S1 and Sm are turned off with
pseudo ZVS. If D1 is already forward biased, the drain current instantly transfers to Cr, delivering
current to the energy recovery circuitry and discharging Cr. S3 must remain on during this transient
to prevent the capacitance of S1 from pulling up the voltage across Lr, which could cause flux




Many semiconductor materials and structures are available for use in the switch cell’s auxiliary
and main switches. To understand how different technologies affect the overall performance of
the switch cell, one can determine the switching loss of a particular device in terms of switch
cell overall specifications and physical properties of individual components. The switch of most
interest is S1 (see Chapter 2), which operates under pseudo ZCS at the beginning of the switch
cell’s turn on transient. To determine the amount of loss, one must calculate the instantaneous
power loss of the switch and integrate it over the switching transient time period to determine the
switching energy. The energy can then be multiplied by the switching frequency to determine the
average switching loss:
Psw,on = f Eon = f
ˆ t f ,sw
0
VDS(t)ID(t)dt (3.1)
where VDS(t) is the switch drain-to-source voltage and ID(t) is the instantaneous drain current.
Assuming a linear voltage transition and neglecting the on-state voltage drop, the drain-to-source






t t ≤ t f ,sw
0 t > t f ,sw
(3.2)
where VDS,max is the peak steady-state voltage across the switch and tf,sw is the voltage fall time of
the switch. The current rise of this switch is dependent on the charge rate of the saturable resonant
inductor, Lr. Assuming the switch will completely turn on before Lr saturates, the inductance can







where µie is the effective permeability before saturation, N is the number of turns, Ae is the effective
cross sectional area of the core, and le is the effective length of the core. Assuming zero initial
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Note that terms for t > tf,sw are removed since VDS = 0 in this region. Substituting (3.3) into
(3.10), Psw,on can be expressed as a function of material properties, switch cell specifications, and







These equations show that, as expected, the switching loss decreases as Lie increases. Con-
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versely, the required inductance of the saturable inductor can be reduced by choosing a switch
with high switching speed. This not only reduces the physical size of the inductor but decreases
its loss as well. Therefore, a main criteria for selecting the semiconductor devices is their switch-
ing speed. The targeted converter under the funding program was limited to silicon carbide (SiC)
enhancement-mode junction field effect transistors (JFETs) due to their high tolerance to radiation
effects. Fortunately these devices are very fast and would be a likely candidate for the switch cell’s
semiconductors even without the restriction.
SemiSouth 1200 V, 50 mW, SiC JFETs were selected because of their low on-resistance and
high voltage capability. The JFETs require a steady-state current at the gate to achieve low on-
resistance from drain to source and a negative turn off voltage to increase noise immunity during
transients. From a gate driver perspective, the gate of the JFET can be modeled as a diode junction.
The specific JFETs used for this project had an unfavorable ratio of gate-to-drain capacitance and
gate-to-source capacitance. Transients at the drain of the JFET are coupled into the gate which
can cause ringing and undesirable turn on of the device. Therefore, 4.7 nF capacitors were added
between gate and source of each JFET to alter the capacitance ratio and increase controllability.
Additionally, Zener diodes between gate and source are also desirable to clamp any over voltage
that may occur due to the parasitic inductance between the gate driver and JFET.
Figure 3.1 shows the packaged auxiliary switches, S1 - S3 and Figure 3.2 shows the main switch,
Sm, which consists of twelve power devices of the same size as the auxiliary devices. The switches
are packaged on direct bond copper (DBC) substrates in a metal package and passivated with a
high voltage gel. The gate-to-source capacitors and Zener diodes are located very close to their
respective JFETs to limit parasitic inductance. Cr is also included in the package to reduce parasitic
inductance between Cr and the auxiliary switches.
16
Figure 3.1: Schematic (left) and packaged semiconductors (right) of the auxiliary switches.




The first step in the inductor design process is to determine a figure of merit (FOM) function
that takes into acount the main contributors of power loss within the cell affected by the inductor.
The main categories identified in this research are the switch turn-on loss (derived in Chapter 3),
the inductor’s core loss, and its winding loss. Thus, the FOM can be expressed as:
FOML = Psw,on +Pcore +Pwdg (4.1)
The FOM should be formulated in terms of the switch cell’s specifications, core material proper-
ties, and core geometry. The switch cell specifications are defined by the application. The analysis
presented below can be applied to one core material at a time, allowing the material properties
to also be considered constants. The materials can then be compared against each other once the
analysis is complete. The core geometry, number of turns, and winding wire gauge are left as
variables. These could be solved numerically through nonlinear optimization algorithms and/or
analytically. The method chosen in this thesis is a combination of the two, with equations derived
for the core geometry and wire gauge and the number of turns solved numerically.
The inductor’s core loss can be expressed as a specific core loss, Pcore,sp, multiplied by its effec-
tive volume, Ve. The effective volume can be broken down into the more common effective cross
sectional area, Ae, and effective length, le:
Pcore = Pcore,spVe = Pcore,spAele (4.2)
Ae can be expressed in terms of the switch cell’s rated voltage, VDS,max, the desired time to





Since the saturation time contributes to the size and power loss of the inductor, tsat should be
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minimized. It must, however, be larger than the voltage transition time of the switch to be snubbed
to attain the full benefit of pseudo ZCS. Thus, setting tsat = tf,sw should be the most optimal oper-
ating point.
4.1 Specific Core Loss Estimations
The improved generalized Steinmetz equation (iGSE) has been shown to accurately predict specific
core loss for arbitrary flux waveforms using Steinmetz parameters commonly provided by core
















where k, a, and b are the Steinmetz parameters. From Faraday’s law, the definition of flux
density, and obtaining the voltage across the inductor VL = VDS,max - VDS(t), the rate of change in

















t t ≤ t f ,sw
1
NAe
VDS,max t f ,sw < t < tsat,on
0 t > tsat,on
(4.6)
The inductor will fully transition from negative saturation to positive saturation during a switch-
ing cycle; thus, DB = 2Bsat. Assuming dB/dt during the flux reset period is equal to dBon/dt, the
specific core loss becomes:
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(4.11)
Now the specific core loss can be expressed in terms of the core material properties, the switch
cell specifications, and characteristics of the power switch:
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Magnetic cores are offered in many shapes, including E, C, I, and toroid to name a few. This
research focused on analyzing toroidal cores since many types of core materials are available in
toroid shapes and custom machined toroids are fairly straightforward. Toroid geometry is com-
monly defined by its inner radius, r1, outer radius, r2, and height, h. The mathematics presented
below can be simplified if the core width, w = r2 - r1, is used as an independent variable instead of
r2. Figure 4.1 illustrates these definitions.











However, differentiation of this function is also problematic. The geometric mean path of the
core provides a reasonable approximation to the IEC calculation while significantly simplifying
equations to follow:
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Figure 4.1: Definitions of core geometry parameters.
le,mean = π (r1 + r2) = π (2r1 +w) (4.14)
Core geometry is completely defined by le and Ae, which was defined at the beginning of the
chapter. This completes calculation of the inductor’s core loss. The last term in the FOM is
the winding loss, which can be approximated as dc resistive loss in terms of core geometry, cell
specifications, and the resistivity of the winding conductor, r:













IL,rms will be much smaller than the switch cell’s rated current since the inductor conducts for
very short amounts of time. The terms above can be integrated into the FOM equation as a function
of r1 and w:
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Optimization of the inductor can be accomplished by determining the values of r1 and w that
minimize the FOM function. This can be accomplished by finding the function’s inflection points




















































This solution of r1 causes difficulty in the solution of w. To simplify the mathematics, this



























Now solve the partial of FOM with respect to r1:
∂FOML
∂ r1



































































































w4 +(Ae +1.7KLt4)w2−KLt4Ae = 0 (4.38)





















Since w is a physical parameter, it must be real, positive, and nonzero. These limitations will
usually eliminate all but one of the solutions. If two solutions are found, each value should be
evaluated in the FOM equation to determine which one is the global minimum. r1 can be calculated
by one of the equations above and h can be calculated from Ae and w.
The first evaluations of this analysis produced solutions that were not easily manufacturable at
the time of this research. Thus, manufacturing restrictions were added to the process. If the optimal
r1 is smaller than the minimum inside radius of the core, r1,min, solve the FOM partial with respect






























If this solution for w is smaller than the minimum core width, wmin, set w = wmin.
4.3 Analysis Results
A set of Octave scripts, included in Appendix A, were developed to calculate these equations for
several core materials. Additionally, the number of turns was swept from 1 to 100 and the FOM
was calculated for each point. The final output of the scripts is a full design for the inductor,
including specific geometry, number of turns, wire gauge, and core material. Figure 4.2 shows the
outcome of this analysis in graphical form and Table 4.1 lists relavent material properties of each
core in decreasing order of FOM. Ferroxcube 3C90, 3C30, 3F3, and Metglas Finemet achieved
similar performance and are all good candidates for the saturable inductor. Metglas Powerlite was
in the middle range and could be utilized at lower switching frequencies. Ferroxcube 3C94 and
3F4 performed poorly under the targeted operating conditions. No obvious conclusions could be
drawn on a general relationship of a single material parameter’s effect on the FOM. Thus, at the
present time, the above procedure must be followed to properly design the inductor. The 3F3
material was chosen for this reseach because it was among the best performing materials and was
readily availble in the laboratory.
4.4 Fabrication and Testing
Figure 4.3 shows the saturable resonant inductor (left) along with an equivalent linear inductor
(right). The current through the saturable inductor is pulsed; therefore, its wire diameter can be
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Figure 4.2: Comparison of FOM among several core materials versus the number of turns, N.
Material Min FOM Bsat µr a b k
Ferroxcube 3F4 3.38 0.38 1700 1.75 2.90 1.20e00
Ferroxcube 3C94 3.20 0.40 5000 2.60 2.75 2.00e-6
Metglas Powerlite 0.88 1.56 5000 1.51 1.74 1.38e00
Ferroxcube 3F3 0.20 0.40 4000 1.80 2.50 2.00e-2
Ferroxcube 3C30 0.17 0.45 5000 1.42 3.02 7.13e00
Metglas Finemet 0.15 1.20 15000 1.53 1.52 2.23e-1
Ferroxcube 3C90 0.14 0.40 5000 1.46 2.75 3.20e00
Table 4.1: Comparison of core material properties in descending order of minimum FOM.
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Figure 4.3: Size comparison of a 20 A pulsed, 40 µH saturable inductor (left) and a 20 A continu-
ous, 40 µH linear inductor (right).
Table 4.2: Comparison of saturable and linear inductor characteristics.
Parameter Saturable Linear Improvement Factor
Power Loss 1.05 W 10.8 W 10x
Weight 0.2 g 353 g 1800x
Volume 0.03 in3 2.3 in3 77x
greatly reduced. Most of the switch cell topologies implementing linear inductors allow the main
current to pass through them continuously, thus requiring a larger wire size. The saturable inductor
has 10x lower power loss, 77x smaller volume, and 1800x lighter weight than the linear inductor,
as indicated in Table 4.2. Since the reduction in volume is greater than the reduction in power loss,
the temperature rise of the saturable inductor is higher. Depending on operating conditions, the
saturable inductor may require attachment to the power system’s heatsink.
Hysteresis measurements were taken of the core and compared to simulation models for valida-
tion, as shown in Figure 4.4. Several hysteresis models were evaluated for this work, including the
Jiles Atherton model [28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47,
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48, 49, 50], the Carpenter model [48, 49], and the Hodgdon model [51, 52, 53, 54, 55, 49]. While
the Jiles Atherton model the most popular model for various magnetic effects, its implementaiton
in SPICE causes convergence errors when the inductor is driven by a voltage. This was caused
due to derivative calculations that exceeded the computational range of the simulator. The Hodg-
don model is somewhat the inverse of the Jiles Atherton model. Most of the terms now require
integration, rather than differentiation, which greatly increases the convergence rate. As can be
seen in the figure, the model does not accurately predict minor loops, but it does model the main
loop very well. Since the inductor in this project only operates along the main loop, the Hodgdon
model worked quite well. The SPICE netlist for this model is included in the switch cell netlist in
Appendix B.
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A main goal of the gate driver design was to generate all required timing and sequencing of the
various switches within the gate driver, with the only input being the PWM signal generated by
the power system’s controller. The gate driver includes two volt-second detectors to determine the
optimal timing of Modes 3 and 7, and fixed timing circuitry to provide deadtime between S1 and
S3 in Mode 2 and overlapping of S2 and S3 in Mode 5. The output stages of the gate driver increase
the voltage and current levels needed to drive the power devices. All output stages are referenced
to ground, except the output for S1 which must be isolated or level shifted.
The schematic for the volt-second detector is shown in Figure 5.1. The sensed voltage, Vsen,
is attenuated, filtered, and buffered with U1 and Q1. The output of U1/Q1 produces a current
through R3 proportional to Vsen. This current is mirrored through Q2 and Q3 to the VCCS node.
A positive transition on the input of the detector causes the output, P, to go high and M1 to turn
off. This allows C2 to charge at a rate defined by the current flowing from Q3. Once C2’s voltage
crosses the input high threshold of X1, the output goes low and M1 discharges C2 to zero. This
effectively creates a monostable multivibrator (i.e., one-shot) whose pulse width is controlled by
Vsen with an inverse relationship (e.g., increasing Vsen decreases the output pulse width).
The gate driver schematic is shown in Figure 5.2. One of the volt-second detectors monitors the
bus voltage to determine the saturation time of Lr during turn on. The other monitors the energy
recovery voltage to determine saturation time during flux reset. When the PWM input goes high,
the output of the first detector goes high and causes the output of S3’s gate driver, X3, to go low.
The PWM signal is delayed by R3 and C3 to insert dead time between the transitions of S3 and
S1. This delayed PWM signal passes through an isolator since the gate driver X6 must float with
the source of S1. X6 goes high after the programmed delay. The output of the first detector will
go low at a time determined by Vbus. This will cause X3 to transition high, turning on S3. X4,
R2, and C2 invert and delay the detector output, which triggers the second detector and causes X9
to go high, turning off S2. The output of the second detector goes low after a time determined by
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Figure 5.1: Schematic of the volt-second detector block.
Vrec, turning S2 on again. The gate driver then rests in this state while the PWM is high. When the
PWM transitions low, D1 bypasses R3 to turn off S1 with low propagation delay. Note that control
of the optional main switch, Sm, was not implemented in this version of the gate driver to simplify
the design. The effect Sm has on the switching loss of the cell is dependent only on its capacitance
in the off state, so there is no need to switch Sm for the purposes of this research.
Simulations of the gate driver design are plotted in Figure 5.3. The figure shows how the timing
of the gate driver’s outputs are affected by increasing (a) the dead time values Rdt and Cdt, (b)
the overlap values Rol and Col, (c) the bus voltage Vbus, and (d) the recovery voltage Vrec. The
dead time in (a) should be adjusted so that S3 fully turns off before S1 turns on. The overlap in
(b) should be adjusted so that S2 turns off only after S3 fully turns on. Both of these times should
account for packaging parasitics and add some margin to ensure proper operation of the cell under
unforseen operating conditions. Increasing Vbus in (c) will cause the inductor to saturate more
quickly; thus, the gate driver’s response time is reduced to prevent excess conduction loss while
the inductor current circulates throughout the semiconductors. Increasing Vrec in (d) will cause
the inductor to reset flux more quickly, so the response time should also be reduced to ensure the
31
Figure 5.2: Schematic of the switch cell’s gate driver.
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Figure 5.3: Simulation results of the switch cell gate driver, showing the effects of (a) adjusting
the deadtime components, (b) adjusting the overlap components, (c) variation in bus
voltage, and (d) variation in the recovery circuitry voltage.
flux reset level is locked in.
Figure 5.4 shows the auxiliary and main switches mounted with the cell’s gate driver PCB. The
gate driver’s output stages are located as close as possible to the pins of the power packages to
reduce parasitic inductance between the gate drivers and power switches. This will increase con-
trollability and allow faster switching transients. The driver spans two PCBs so it can be connected
to the power packages with horizontal, surface mount sockets. The two PCBs are connected elec-
trically via socketed jumpers. Figure 5.5 shows an oscilloscope capture of the three gate driver
outputs, along with the PWM input signal. Note that the PWM width was reduced so that all tran-
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Figure 5.4: Completed gate driver circuitry connected to auxiliary and main switch cells.
sitions could be viewed in the same window. If the switch cell were to operate in this condition it
would have very low efficiency since the time required to complete all transitions within the cell
are on the same order of magnitude as the conduction time.
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The switch cell’s performance was evaluated with a clamped inductive test setup, which is a
typical means of measuring switching loss in power switches. The schematic of the test setup is
shown in Figure 6.1. An arbitrary function generator was used to provide the PWM signal to the
gate driver. The generator was configured for a 50 kHz square wave at 10% duty cycle in burst
mode, where the output delivers a finite number of pulses when manually triggered. The gate driver
also requires isolated power supplies to power the ground referenced and floating reference gate
drivers. The gate driver then provides the gate-to-source signals to the various switch cell devices.
The power filtering and sensing board makes connections to the switch cell’s power terminals.
The board contains an additional diode needed for the recovery circuit, D1, and the recovery sink
capacitor, C1. R1 and R2 set the steady state voltage on C1. These components together model an
arbitrary recovery circuit whose voltage is a fraction of the input bus. The board also contains the
freewheeling diode, D2, of the clamped inductive circuit and a local filtering capacitor, C2, across
the input bus. Resistive shunts with 50 Ohm BNC terminations measure the currents through the
switch cell and the recovery circuit. The total current path through C2, D2, and the switch cell was
minimized to reduce parasitic inductance. The C1, D1, and switch cell path was also minimized
for the same reason. Voltage probe sockets are also located on the board to measure the switch
cell’s drain voltage and the recovery voltage. The sockets were located close to their respective
measuring nodes to minimize induced noise. The load inductor was designed for 5 mH and 20
A with low winding capacitance. Several large capacitors were located a longer distance from
the switch cell to provide enough energy for the ramp-up stage of the test. A low current power
supply was used to charge these bulk capacitors; thus, virtually all of the instantaneous current was
supplied from the capacitors. Figure 6.2 shows a photograph of the test setup and locations of the
individual blocks. A missing pulse detector circuit (not shown) was used to trigger the oscilloscope
on the last pulse received from the function generator.
The first step in the test procedure was to power on all of the circuitry and ensure the cell was in
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Figure 6.1: Schematic of test setup.
Figure 6.2: Switch cell test setup.
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the off-state while keeping the main power supply turned off. The power supply was then adjusted
to the desired voltage. The number of burst pulses from the function generator were varied to
achieve the desired inductor current. The oscilloscope triggers on the last pulse (with some delay)
where the highest current level takes place. Since the voltage drop across the freewheeling diode
is relatively small, the inductor current decreases very little in the switch cell’s off-state. Thus,
by capturing the turn on and turn off events adjacent to a single off-state the two events occur at
virtually the same current. The voltage and current data of both the switch cell and recovery circuit
were then saved an analyzed by a spreadsheet designed for switching loss measurements. This
process was then repeated for each of the voltage and current data points presented below.
Figures 6.3 and 6.4 detail the results of the spreadsheet analysis at the 160 V and 10 A data
point. The figures display the measured voltage (blue), current (red), power loss/gain (purple), and
energy loss/gain (green). The power waveforms of the switch cell are shown in Figure 6.3 during
turn on (a) and turn off (b). During turn on, the initial disturbance in drain voltage and current is
caused by charging the capacitance of S3 when S1 turns on. This increases the energy loss to 10
mJ. The main switching event takes place 100 ns later when the inductor saturates. Energy loss
increases to 25 mJ. 200 ns later another disturbance on the drain voltage and current occurs when
the inductive energy is transferred into the resonant capacitor and recovery circuit. This is caused
by parasitic inductance in the switch cell’s power paths because the resulting di/dt of changing
conductor paths induces transient voltage across the traces. Energy loss increases to 32 mJ. The
turn off transition is similar to a single power device with some non-dissipative oscillation. Total
turn off loss is 6 mJ. Note that soft switching of the switch cell cannot be observed from its external
power terminals. Switches within the cell operate under soft switching during the various transient
events. Some of the switching energy shown in these figures is dissipated through the cell, but a
significant portion of it is recovered in the recovery circuit.
Figure 6.4 shows the power waveforms of the recovery circuitry during turn on (a) and turn off
(b) of the switch cell. The initial disturbance is caused by turning on S1, just as in the switch cell
waveform. 0.7 mJ is taken from the recovery circuit. When the inductor energy is released, the
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Figure 6.3: Switch cell power waveforms at (a) turn on and (b) turn off, at 160 V and 10 A.
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Figure 6.4: Recovery circuit power waveforms at (a) turn on and (b) turn off, with switch cell
operating at 160 V and 10 A.
resonant capacitor charges completely and a small amount of energy transfers into the recovery
circuit, increasing the total recovered energy during turn on to 1.8 mJ. At turn off, the main current
through the switch cell is redirected through the recovery circuit, increasing recovered energy dur-
ing turn off to 3.5 mJ. The total switching loss of the switch cell is then calculated as the difference
between the switch cell energy loss and the energy recovered in the recovery circuit. In this case,
the total switching loss is 32 + 6 - 1.8 - 3.5 = 32.7 mJ. The total switching loss of a single power
switch under hard switching is 70 mJ. The switch cell reduces total switching loss by a factor of
two at this data point.
The process presented above was repeated for several data points in the range of 80-320 V and
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Figure 6.5: Switching loss measurement of the nonlinear resonant switch cell.
5-20 A. This range was chosen to align with the targeted application’s operating points. Figure
6.5 shows a comparison of switching energy vs. drain current between a single JFET (dashed)
and the switch cell (solid) at 80 V (orange), 160 V (green), and 320 V (red). At 80 V the switch
cell has minimal improvement and is actually less efficient at higher current levels. At 160 V the
switch cell outperforms the single JFET at all current levels, but they begin to converge as the drain
current approaches 20 A. At 320 V the switch cell achieves up to 4.3x reduction in switching loss




A novel nonlinear switch cell is presented which achieves up to 4.3x reduction in switching loss
over a single power device. The cell utilizes a saturable resonant inductor which is much smaller
and more efficient than equivalent linear inductors. The switch cell topology allows proper flux
resetting of the saturable inductor and transfers energy stored in the inductor into capacitances
for more efficient storage during steady-state operation. Additionally, the switch cell is capable
of redirecting switching energy to an arbitrary sink, such as the main power bus, the load, or an
auxiliary supply (e.g. to supply a power system’s controller and/or gate driver circuitries).
42
BIBLIOGRAPHY
[1] W. Yu, J.-S. Lai, and S.-Y. Park, “An improved zero-voltage switching inverter using two
coupled magnetics in one resonant pole,” IEEE Transactions on Power Electronics, vol. 25,
no. 4, pp. 952–961, 2010.
[2] T.-F. Wu, Y.-D. Chang, C.-H. Chang, and J.-G. Yang, “Soft-switching boost converter with
a flyback snubber for high power applications,” IEEE Transactions on Power Electronics,
vol. 27, no. 3, pp. 1108–1119, 2012.
[3] Y. Tsuruta, M. Pavlovsky, and A. Kawamura, “Conditions limiting the formation of the zvzct
switching in sazz converter,” in Proc. 42nd IAS Annual Meeting Industry Applications Conf.
Conf. Record of the 2007 IEEE, pp. 2016–2021, 2007.
[4] H.-Y. Tsai, T.-H. Hsia, and D. Chen, “A family of zero-voltage-transition bridgeless power-
factor-correction circuits with a zero-current-switching auxiliary switch,” IEEE Transactions
on Industrial Electronics, vol. 58, no. 5, pp. 1848–1855, 2011.
[5] S.-H. Ryu, D.-Y. Lee, S.-B. Yoo, and D.-S. Hyun, “A modified zvzcs commutation cell for
all active switches in pwm converters,” in Proc. Fifteenth Annual IEEE Applied Power Elec-
tronics Conf. and Exposition APEC 2000, vol. 2, pp. 760–765, 2000.
[6] S.-H. Ryu, D.-Y. Lee, S.-B. Yoo, and D.-S. Hyun, “Novel zvzcs pwm dc-dc converters us-
ing one auxiliary switch,” in Proc. Fourteenth Annual Applied Power Electronics Conf. and
Exposition APEC ’99, vol. 2, pp. 853–859, 1999.
[7] M. L. Martins, J. L. Russi, and H. L. Hey, “Novel synthesis methodology for resonant tran-
sition pwm converters,” in 8th Brazilian Power Electronics Converence - COBEP 2005,
pp. 506–513, 2005.
[8] M. M. Jovanovic, “Resonant, quasi-resonant, multi-resonant and soft-switching techniques -
merits and limitations,” International Journal of Electronics, vol. 77, pp. 537–554, November
1994.
[9] Z. Hu, B. Zhang, and W. hua Deng, “Study on novel zvzct pwm dc-dc converter family,” in
Proc. 4th Int. Power Electronics and Motion Control Conf. IPEMC 2004, vol. 1, pp. 154–159,
2004.
[10] J. A. Ferreira, A. van Ross, and J. D. van Wyk, “A generic soft switching converter topology
with a parallel nonlinear network for high power application,” in Proc. st Annual IEEE Power
Electronics Specialists Conf. PESC ’90 Record, pp. 298–304, 1990.
[11] Y.-M. Chang, J.-Y. Lee, W.-I. Tsai, and Y.-Y. Sun, “Design and analysis of h-soft-switched
converters,” IEE Proceedings-Electric Power Applications, vol. 142, no. 4, pp. 255–261,
1995.
[12] Y.-M. Chang, J.-Y. Lee, W.-I. Tsai, and Y.-Y. Sun, “An h-soft-switched cell for single-switch
nonisolated dc-to-dc converters,” in Proc. IECON ’93. Conf. Int Industrial Electronics, Con-
trol, and Instrumentation, pp. 1077–1082, 1993.
43
[13] H. Bodur and A. F. Bakan, “A new zvt-pwm dc-dc converter,” IEEE Transactions on Power
Electronics, vol. 17, no. 1, pp. 40–47, 2002.
[14] E. Gluskin, “A nonlinear resistor and nonlinear inductor using a nonlinear capacitor,” Journal
of the Franklin Institute, vol. 336, pp. 1035–1047, 1999.
[15] G. Fregien and J. D. van Wyk, “Nonlinear capacitors in snubber circuits for gto thyristors,”
IEEE Transactions on Power Electronics, vol. 7, no. 2, pp. 425–429, 1992.
[16] C. G. Steyn and J. D. Van Wyk, “Study and application of nonlinear turn-off snubber for
power electronic switches,” IEEE Transactions on Industry Applications, vol. IA-22, pp. 471–
477, May 1986.
[17] C. G. Steyn and J. D. van Wyk, “Optimum nonlinear turn-off snubbers: design and applica-
tion,” IEEE Transactions on Industry Applications, vol. 25, pp. 298–306, March 1989.
[18] C. G. Steyn, “Analysis and optimization of regenerative linear snubbers,” IEEE Transactions
on Power Electronics, vol. 4, no. 3, pp. 362–370, 1989.
[19] E. Gluskin, “The use of non-linear capacitors,” International Journal of Electronics, vol. 58,
no. 1, pp. 63–81, 1985.
[20] J. G. Cho and G. H. Cho, “Cyclic quasi-resonant converters: a new group of resonant con-
verters suitable for high performance dc/dc and ac/ac conversion applications,” in Proc. th
Annual Conf Industrial Electronics Society IECON ’90. of IEEE, pp. 956–963, 1990.
[21] S. J. Finney, D. J. Tooth, J. E. Flethcer, and B. W. Williams, “The application of sat-
urable turn-on snubbers to igbt bridge-leg circuits,” IEEE Transactions on Power Electronics,
vol. 14, no. 6, pp. 1101–1110, 1999.
[22] I. Budihardjo and P. G. Lauritzen, “The lumped-charge power mosfet model, including pa-
rameter extraction,” IEEE Transactions on Power Electronics, vol. 10, no. 3, pp. 379–387,
1995.
[23] S. Ben-Yaakov and G. Ivensky, “Passive lossless snubbers for high frequency pwm convert-
ers,” in IEEE Applied Power Electronics conference, APEC-99, Dallas, 1999.
[24] M. H. F. Lim and J. D. van Wyk, “Applying the steinmetz model to small cores in ltcc ferrite
for integration applications,” in Proc. Twenty-Fourth Annual IEEE Applied Power Electronics
Conf. and Exposition APEC 2009, pp. 1027–1033, 2009.
[25] K. Venkatachalam, C. R. Sullivan, T. Abdallah, and H. Tacca, “Accurate prediction of ferrite
core loss with nonsinusoidal waveforms using only steinmetz parameters,” in Proc. IEEE
Workshop Computers in Power Electronics, pp. 36–41, 2002.
[26] J. Muhlethaler, J. Biela, J. W. Kolar, and A. Ecklebe, “Core losses under the dc bias condition
based on steinmetz parameters,” IEEE Transactions on Power Electronics, vol. 27, no. 2,
pp. 953–963, 2012.
44
[27] J. Muhlethaler, J. Biela, J. W. Kolar, and A. Ecklebe, “Improved core-loss calculation for
magnetic components employed in power electronic systems,” IEEE Transactions on Power
Electronics, vol. 27, no. 2, pp. 964–973, 2012.
[28] P. R. Wilson, J. N. Ross, A. D. Brown, T. Kazmierski, and J. Baranowski, “Efficient mixed-
domain behavioural modelling of ferromagnetic hysteresis implemented in vhdl-ams,” in
Proc. Design, Automation and Test in Europe Conf. and Exhibition, vol. 1, pp. 742–743,
2004.
[29] P. R. Wilson and J. N. Ross, “Definition and application of magnetic material metrics in
modeling and optimization,” IEEE Transactions on Magnetics, vol. 37, no. 5, pp. 3774–3780,
2001.
[30] P. R. Wilson, J. N. Ross, and A. D. Brown, “Optimizing the jiles-atherton model of hysteresis
by a genetic algorithm,” IEEE Transactions on Magnetics, vol. 37, no. 2, pp. 989–993, 2001.
[31] J. M. Walker, Measurement and modeling of the anhysteretic magnetization of magnetic cores
for temperature and frequency dependent effects. PhD thesis, University of South Florida,
2007.
[32] P. Tuinenga, A. Witulski, J. Kauppila, M. McCurdy, D. Herbison, and L. Massengill, “Non-
linear magnetics modeling for magamp power regulation,” in Proc. IEEE Power Electronics
Specialists Conf. PESC 2008, pp. 3118–3121, 2008.
[33] M. Toman, G. Stumberger, and D. Dolinar, “Parameter identification of the jiles–atherton hys-
teresis model using differential evolution,” IEEE Transactions on Magnetics, vol. 44, no. 6,
pp. 1098–1101, 2008.
[34] P. F. Okyere and L. Heinemann, “An advanced spice-compatible model for high frequency
multiwinding transformers,” in Proc. 30th Annual IEEE Power Electronics Specialists Conf.
PESC 99, vol. 1, pp. 592–597, 1999.
[35] K. D. T. Ngo, “Subcircuit modeling of magnetic cores with hysteresis in pspice,” IEEE Trans-
actions on Aerospace and Electronic Systems, vol. 38, no. 4, pp. 1425–1434, 2002.
[36] L. Michaeli, A. Molinaro, and A. Palumbo, “Automatic and accurate evaluation of the pa-
rameters of the magnetic hysteresis model,” in Proc. IEEE IMTC/98 Instrumentation and
Measurement Technology Conf, vol. 2, 1998.
[37] L. Mandache, D. Topan, M. Iordache, and I. G. Sirbu, “Spice model for effective and accurate
time domain simulation of power transformers,” in Proc. Joint 3rd Int’l Workshop Nonlinear
Dynamics and Synchronization (INDS) & 16th Int’l Symp. Theoretical Electrical Engineering
(ISTET), pp. 1–6, 2011.
[38] J. V. Leite, N. Sadowski, P. Kuo-Peng, N. J. Batistela, and J. P. A. Bastos, “The inverse jiles-
atherton model parameters identification,” IEEE Transactions on Magnetics, vol. 39, no. 3,
pp. 1397–1400, 2003.
45
[39] P. Kis, Jiles-Atherton Model Implementation to Edge Finite Element Method. PhD thesis,
Budapest University of Technology and Economics, 2006.
[40] D. C. Jiles, “Modelling the effects of eddy current losses on frequency dependent hysteresis
in electrically conducting media,” IEEE Transactions on Magnetics, vol. 30, no. 6, pp. 4326–
4328, 1994.
[41] D. C. Jiles, “Frequency dependence of hysteresis curves in ’non-conducting’ magnetic mate-
rials,” IEEE Transactions on Magnetics, vol. 29, no. 6, pp. 3490–3492, 1993.
[42] D. C. Jiles, J. B. Thoelke, and M. K. Devine, “Numerical determination of hysteresis param-
eters for the modeling of magnetic properties using the theory of ferromagnetic hysteresis,”
IEEE Transactions on Magnetics, vol. 28, no. 1, pp. 27–35, 1992.
[43] D. Jiles and D. Atherton, “Ferromagnetic hysteresis,” IEEE Transactions on Magnetics,
vol. 19, no. 5, pp. 2183–2185, 1983.
[44] J. Izydorczyk, “Simulation of soft magnetic materials by spice,” in Proc. IEEE Mediterranean
Electrotechnical Conf. MELECON 2006, pp. 141–144, 2006.
[45] F. R. Fulginei and A. Salvini, “Softcomputing for the identification of the jiles-atherton model
parameters,” IEEE Transactions on Magnetics, vol. 41, no. 3, pp. 1100–1108, 2005.
[46] M. Fecioru-Morariu, A. Paduraru, and O. Caltun, “The influence of the frequency and wave-
form on the hysteresis loop of some nizncu ferrites,” Journal of Optoelectronics and Ad-
vanced Materials, vol. 5, pp. 985–990, December 2003.
[47] E. Etien, D. Halbert, and T. Poinot, “Improved jiles–atherton model for least square identi-
fication using sensitivity function normalization,” IEEE Transactions on Magnetics, vol. 44,
no. 7, pp. 1721–1727, 2008.
[48] K. H. Carpenter, “Simple models for dynamic hysteresis which add frequency-dependent
losses to static models,” IEEE Transactions on Magnetics, vol. 34, no. 3, pp. 619–622, 1998.
[49] K. H. Carpenter and S. Warren, “A wide bandwidth, dynamic hysteresis model for magne-
tization in soft ferrites,” IEEE Transactions on Magnetics, vol. 28, no. 5, pp. 2037–2041,
1992.
[50] J. Cale, S. D. Sudhoff, and R. R. Chan, “A field-extrema hysteresis loss model for
high-frequency ferrimagnetic materials,” IEEE Transactions on Magnetics, vol. 44, no. 7,
pp. 1728–1736, 2008.
[51] N. Schmidt and H. Guldner, “A simple method to determine dynamic hysteresis loops of soft
magnetic materials,” IEEE Transactions on Magnetics, vol. 32, no. 2, pp. 489–496, 1996.
[52] C. D. Boley and M. L. Hodgdon, “Model and simulations of hysteresis in magnetic cores,”
IEEE Transactions on Magnetics, vol. 25, no. 5, pp. 3922–3924, 1989.
[53] M. L. Hodgdon, “Mathematical theory and calculations of magnetic hysteresis curves,” IEEE
Transactions on Magnetics, vol. 24, no. 6, pp. 3120–3122, 1988.
46
[54] M. L. Hodgdon, “Applications of a theory of ferromagnetic hysteresis,” IEEE Transactions
on Magnetics, vol. 24, no. 1, pp. 218–221, 1988.
[55] D. M. Diebolt, “An implementation of a rate dependent magnetics model suitable for general
purpose circuit simulation,” in Proc. 1992. Seventh Annual Applied Power Electronics Conf





function indopt = ind_tb ()
## define inductor operational parameters
ind.f = 200000; # switching frequency
ind.Vdsmax = 600; # max rated voltage
ind.Ilrms = 0.1; # rms current of inductor (NOT switch)
# saturation time at VDS,max - same as switch fall time at that voltage
ind.tsat = 50e-9;
# Ratio of max rated voltage to max resonant capacitor voltage
ind.Kcd = 0.5;
## manufacturing constraints
ind.r1min = 0; #2.54e-5*20; # minimum practical core inside radius, in m
ind.wmin = 0; #2.54e-5*10; # minimum core practical width, in m
ind.Nmax = 100; # maximum number of turns
ind.hmax = 1000; #2.54e-5*155*8; # maximum core height
ind.Dwdgmin = 0; #0.00026; # minimum wire diameter
## winding material constants
ind.rho = 0.5*1.68e-8; # Resistivity in ohm-m (prefixed with fill factor)





















## define inductor core material constants
# ind.corename = "ferrox-3C30";
# ind.uie = 5e3*uo; # absolute
# ind.Bsat = 0.45; # Tesla
# ind.a = 1.42; # Steinmetz frequency exponent, f in Hz
# ind.B = 3.02; # Steinmetz flux density exponent, B in T
# ind.k = 7.13e-3/1e3*1e6; # Steinmetz coefficient, Psp in W/m^3
# ## calc ki, depends only on core material params
# ind.ki = ind.k/( (2*pi)^(ind.a-1) *
# quadgk(@(x) abs(cos(x)).^ind.a,0,2*pi) * 2^(ind.B-ind.a));
## Author: Bradley Reese
function ind = ind_material (ind,i)
uo=4*pi*10^-7; # permeability of free space
switch i






















































## calc ki, depends only on core material params
ind.ki = ind.k/( (2*pi)^(ind.a-1) * ...




## -*- texinfo -*-
## @deftypefn {Function File} {} ind_opt (@var{ind})
## This function optimizes the nonlinear switch cell inductor given











## Author: Bradley Reese




## for toroidal cores:
#N LOOP!!!
for ind.N = 1:ind.Nmax
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# set r1min based on min wire size and number of turns
ind.r1min = max(ind.r1min,sqrt(ind.N*ind.Dwdgmin^2/pi));
# define cross sectional area
ind.Ae = ind.Vdsmax*ind.tsat/2/ind.Bsat/ind.N;




# calculate FOM constants
ind = ind_eval(ind);










% test first width solution
ind.w = sqrt((-b+sqrt(b^2-4*a*c))/(2*a));
if (isreal(ind.w) && ind.w!=0)
ind.r1 = ind.w*(ind.Ae+ind.w^2)/(ind.Ae-ind.w^2);




% test second width solution
ind.w = sqrt((-b-sqrt(b^2-4*a*c))/(2*a));
if (isreal(ind.w) && ind.w!=0)
ind.r1 = ind.w*(ind.Ae+ind.w^2)/(ind.Ae-ind.w^2);





# error checking, assignment
if (ind1.FOM == 1e12 && ind2.FOM == 1e12)







# alternate solution for w if r1 violates constraint
# or if w solution not found
if (ind.r1 < ind.r1min || ind.FOM==1e12)
ind.r1 = ind.r1min;
ind.w = (pi*ind.r1^2*(ind.Klt1+ind.Klt2) ...
/ind.Klt3/ind.Ae+1/ind.Ae)^-0.5;
ind.r2 = ind.r1 + ind.w;
ind.h = ind.Ae/ind.w;
endif
# check for min width
if (ind.w < ind.wmin)
ind.w = ind.wmin;
ind.r2 = ind.r1 + ind.w;
ind.h = ind.Ae/ind.w;
endif
# check for max height
if (ind.h > ind.hmax)
ind.h = ind.hmax;
ind.w = ind.Ae/ind.h;
ind.r2 = ind.r1 + ind.w;
endif
ind = ind_eval(ind);









## Author: Bradley Reese
## requires core material params, geometry,
## resistivity, number of turns
function ind = ind_eval (ind)
## for toroidal cores:
ind.w = ind.r2 - ind.r1;
ind.Ae = ind.h*ind.w;
ind.le = 2*pi*log(ind.r2/ind.r1)/(1/ind.r1-1/ind.r2);
ind.Pcsp = ind.f*ind.ki*(2*ind.Bsat)^(ind.B-ind.a)* ...
(ind.Vdsmax/ind.N/ind.Ae)^ind.a*(ind.tsat/(ind.a+1)+ ...
ind.Kcd^ind.a*(ind.tsat/(ind.a+1)+ind.tsat/ind.Kcd-ind.tsat));













B.1 Nonlinear Resonant Switch Cell
I1 N001 DRN {Id}
V1 N001 0 PULSE(0 {Vbus} 10n 500n 500n 1 1)
D3 DRN N001 Cree
V3 stepparam 0 PULSE(0 {stepparam} {(perstart+Nper)/fs-60n}
+20n 20n 20n {Nper/fs})
I2 N002 DRNstan {Id}
V5 N002 0 {Vbus}
D1 DRNstan N002 Cree
XX1 P001 N026 hodgdon
XX2 C N020 N030 N021 N022 N025 N028 switch_packaged
V4 2 0 PULSE(0 1 5n 1p 1p {0.5/fs} {1/fs})
XX4 DRNstan N011 DRNstan 0 N007 N008 pmeter
C2 N002 DRNstan 1n
V6 4 0 PULSE(1 0 -20n 1p 1p 800n {1/fs})
XX7 3 N026 N034 N031 E1 N033 Et1 switch_packaged
V7 3 0 PULSE(1 0 800n 1p 1p 1600n {1/fs})
D5 N004 N012 Cree
C1 N003 N006 470p
B1 Etot 0 V=V(Et1)+V(Et4)+V(Et2)+V(Et3)+V(Et5)+V(Et6)
L1 P001 N027 {100n+2*Lconn}
XX3 2 N003 N027 N010 E4 NC_01 Et4 switch_packaged
XX5 4 N027 N035 N032 E2 NC_02 Et2 switch_packaged
L2 N030 0 {Lconn}
L3 N011 N020 {Lconn}
XX6 0 N006 N026 N009 E3 NC_03 Et3 switch_packaged
L4 N036 N035 {Lconn}
L5 N003 DRN {Lconn}
L6 N006 N005 {Lconn}
L7 N035 N034 {Ls}
V2 N017 0 {Vbus/2}
L8 N005 N004 {Lconn}
XX8 N036 0 DRN 0 N037 N038 pmeter
XX9 N012 N017 N012 0 N013 N016 pmeter
XX10 0 N014 N029 N018 E5 N023 Et5 switch_packaged
L9 N029 N036 {Lconn}
L10 N001 N014 {Lconn}
B5 Esw 0 V=V(E1)+V(E4)+V(E2)+V(E3)+V(E5)+V(E6)
XX11 0 N015 N029 N019 E6 N024 Et6 switch_packaged
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L11 N015 N014 15n
* block symbol definitions
.subckt hodgdon V+ V-
B1 V+ V- I=V(H)*{le/N}
B2 dB 0 V=(V(V+)-V(V-))/{N*Ac}
B3 B 0 V=idt(V(dB))
B4 f 0 V=if( {Bbp} - abs(V(B)) +0.5, {A1}*tan({A2}*V(B)) ,
+if( V(B) + 0.5, {A1}*tan({A2*Bbp})+(V(B)-{Bbp})/{us},
+{-1*A1}*tan({A2*Bbp})+(V(B)+{Bbp})/{us}) )
B5 df 0 V=if( {Bbp} - abs(V(B)) +0.5, {A1*A2}/cos({A2}*V(B))**2,
+ {1/us} )
B6 g 0 V=if(abs(V(B))+0.5-({Bcl}),V(df),V(df)*(1-({A3})*V(c)*
+exp(-({A4})*abs(V(B))/({Bcl}-abs(V(B))))))
B7 dH 0 V=a*abs(V(dB))*(V(f)-V(H))+V(dB)*V(g)
B8 H 0 V=idt(V(dH))
B9 c 0 V=1
R1 V+ V- 1meg
.param N=3 le=6.1594e-3 Ac=6.725e-6
.param uo=4*3.14e-7
.param Bcl=0.41 Bbp=0.41725 Hcl=500 us=1e-5 a=400 A1=30.03
+A2=3.685 A3=-95.4 A4=0.52
.ends hodgdon
.subckt switch_packaged P D S Psw Esw Pt Et
J1 N008 N007 N011 SS
L2 D N001 {Ld} Rser={RL}
C2 N007 N011 {Cgs} Rser={RCgs} Lser={LCgs}
L4 N011 S {Ls}
D2 N011 N009 Cree
L5 D N002 {Ld} Rser={RL}
L6 N007 N006 {Lg+Lconn} Rser={RL}
L7 N011 N014 {Lg+Lconn} Rser={RL}
B1 N003 N014 V=if(V(P),{GDp},{GDn})
R1 N006 N005 {Rg}
C1 N006 N005 {Cg} Rser={RCg} Lser={LCg}
XX1 N001 N008 N001 N011 Ps Es pmeter
XX2 N002 N009 N002 N011 Pd Ed pmeter
J2 N013 N016 0 SS
R2 N016 N015 {Rg}
B2 0 N012 I=Id(J1)
V1 N015 0 {GDp}
XX3 N012 N013 N012 0 Pscond Escond pmeter
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B3 Psw 0 V=V(Ps)-V(Pscond)+V(Pd)
B4 Esw 0 V=V(Es)-V(Escond)+V(Ed)
B5 Pt 0 V=V(Ps)+V(Pd)
B6 Et 0 V=V(Es)+V(Ed)
R3 N005 N010 4.25
D1 N003 N010 IdealDiode
D3 N004 N003 IdealDiode
R4 N005 N004 1
C3 N009 N011 1p
.param GDp=5 GDn=-15 Rg=1
.param Lg=1n Ld=10n Ls=15n Lconn=40n RL=10u
.param Cgs=4.7n RCgs=10m LCgs=2n
.param Cg=0.1u RCg=10m LCg=1n
.model IdealDiode D(Ron=1m Roff=1Meg Vfwd=0)
.model SS NJF(Pb=3 Is=1e-17 Beta=800 Rd=15m Rs=0.025 Vto=1.35
+N=3 B=1 Cgd=1.5n Cgs=1.5n mfg=SemiSouth Lambda=.1)
.model Cree D(Cjo=1000p Eg=1.6 BV=1200 mfg=Cree type=Schottky
+Rs=0.0573 Vj=0.92 Is=3.2e-16)
.ends switch_packaged
.subckt pmeter I+ I- V+ V- P E
V1 I+ I- 0
B1 P 0 V=I(V1)*(V(V+)-V(V-))







.tran 0 {(perstart+Nper)/fs} {(perstart+Nper)/fs-60n}
.ic V(SD)={Vbus}
.param VCC=5 Vbus=320 Id=stepparam Vctl=Vbus stepparam=20
+Cload=1p Csn1=10n Csn2=2n Lconn=40n Ls=15n
.param fs=100000 perstart=0 Nper=3 Estart=1/fs
.model Cree D(Cjo=1000p Eg=1.6 BV=1200 mfg=Cree type=Schottky
+Rs=0.0573 Vj=0.92 Is=3.2e-16)
.model IdealDiode D(Ron=1p Roff=1000Meg Vfwd=0)
*.OPTIONS abstol=1n vntol=1u reltol=0.01 itl1=150 itl2=150
+itl4=500 method=GEAR
.OPTIONS abstol=1n vntol=1u reltol=0.005 itl1=150 itl2=150
+itl4=500 method=GEAR





V1 VCC 0 5
V2 PWM 0 PULSE(0 5 0 1p 1p {0.5/fs} {1/fs})
V3 Vrec 0 {Vrec}
XX7 VCC N010 0 N006 Vrec vsdetect
XX1 VCC N001 0 PWM Vbus vsdetect
R3 N005 PWM {Rdt}
C3 N005 0 {Cdt}
XX5 N005 0 0 N008 VCC VCC1 iso721 params: ISO721
XX6 N008 N009 V+1 0 ixdn609
R1 G3 N003 {Rg}
C1 G3 N003 {Cg}
R5 G2 N012 {Rg}
C5 G2 N012 {Cg}
R4 G1 N009 {Rg}
C4 G1 N009 {Cg}
XX3 N002 N003 V+1 0 ixdn609
XX9 N011 N012 V+1 0 ixdn609
C2 0 N007 {Col}
XX4 N007 0 N006 invert
R2 N001 N007 {Rol}
XX2 N001 0 N002 invert
XX8 N010 0 N011 invert
V7 N004 0 15
V8 V+1 N004 5
V4 Vbus 0 {Vbus}
D1 N005 PWM 1N914
XX10 N004 S3 jmp
XX11 N004 S2 jmp
XX12 N004 S1 jmp
XX13 VCC1 VCC jmp
XX14 VSS 0 jmp
* block symbol definitions
.subckt vsdetect VCC P VSS IN Vsen
C2 VCCS VSS 1n
M1 VCCS N006 VSS VSS BSS123
XU1 N004 N002 N003 VCC VSS LT1678
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R3 N002 VSS 100
R1 Vsen N004 5MEG
R2 N004 VSS 30k
XU2 VCC IN VSS N007 N005 P VCC sn74act74d params: SN74ACT74D
Q1 N001 N003 N002 0 2N3904
C1 N004 VSS 100p
Q2 N001 N001 VCC 0 2N3906
Q3 VCCS N001 VCC 0 2N3906
R4 N006 N005 10
XX1 VCCS VSS N007 invert
.ends vsdetect
.subckt iso721 IN VSS1 VSS2 OUT VCC1 VCC2
R1 OUT N001 35
E2 N001 VSS2 N002 VSS1 1
A2 IN VSS1 VSS1 VSS1 VSS1 VSS1 N002 VSS1 SCHMITT Vt={0.5*VCC}
+Vh=0.15 Vhigh={VCC} Vlow=0 Td=20n Trise=2n Tfall=2n
.param VCC=5
.ends iso721
.subckt ixdn609 IN OUT VCC VSS
S1 OUT VCC N003 VSS MySW
S2 OUT VSS N005 VSS MySW
A1 N001 N004 VSS VSS VSS VSS N005 VSS AND
A2 N002 N001 VSS VSS VSS VSS N003 VSS AND
A3 N002 VSS VSS VSS VSS N004 VSS VSS BUF
R1 VCC N001 200k
A4 IN VSS VSS VSS VSS VSS N002 VSS SCHMITT Vt=1.9 Vh=1.1 Vhigh=1
+Vlow=0 Td=40n Trise=2n Tfall=2n
.model MySW SW(Vt=0.5 Ron=0.8 Roff=1MEG)
.ends ixdn609
.subckt invert in VSS out
A1 IN VSS VSS VSS VSS OUT VSS VSS SCHMITT Vt={0.5*VCC} Vh=1
+Vhigh={VCC} Vlow=0 Td=6n Trise=2n Tfall=2n
.ends invert
.subckt jmp 1 2
R1 2 1 1m
.ends jmp
.subckt sn74act74d D CLK VSS CLR _Q Q SET
A1 D VSS CLK N001 N004 N003 N002 VSS DFLOP Vhigh={VCC} Td=6n
A2 SET VSS VSS VSS VSS N001 VSS VSS BUF Vhigh={VCC}
A3 CLR VSS VSS VSS VSS N004 VSS VSS BUF Vhigh={VCC}
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R1 Q N002 50











.tran 0 22u 20u
* External Signals
.step param Vrec list 100 125 150
.param VCC=5 fs=1/20u Vbus=100 Vrec=100
+ Rol=1k Col=100p
+ Rdt=1k Cdt=100p
+ Rg=1 Cg=1n
.lib LTC2.LIB
.backanno
.end
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